Form PTO 1449 U.S. DEPARTMENT OF COMMERCE (Modified) PATENT AND TRADEMARK OFFICE			ATTY DOCKET NO. 245724US2X		SERIAL NO. 10/717, 718 New Application				
LISTOE	DEEEE	SENCES CITED BY ADI	PLICANT	APPLICANT					
LIST OF REFERENCES CITED BY APPLICANT				Yasutaka NISHIOKA, et al.					
				FILING DATE		GROUP 3729			
				Herewith		10121			
U.S. PATENT DOCUMENTS									
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB FILING DATE CLASS IF APPROPRIATE			
	AA								
	AB								
	AC					ļ			
	AD								
	AE							·	
	AF						_		
	AG								
	АН								
	, AI					ļ			
	AJ								
	AK								
	AL								
	AM								
	AN								
FOREIGN PATENT DOCUMENTS									
		DOCUMENT NUMBER	DATE	COUNTRY		TRANSLATION YES NO			
OJ4	AO	2000-269326	9/29/00	Japan (with English Extract)		<u> </u>	•	X	
•	AP					<u> </u>			
	Q					<u> </u>			
	AR								
	AS								
	AT								
	AU								
	AV								
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)									
if	AW	S. M. JANG, et al., "INTEGRATION OF CU AND LOW-K MATERIAL FOR DUAL-DAMASCENE PROCESS", Semiconductor Technology, (ISTC 2001), Vol. I, Pages 485-493							
4	AX	K. HIGASHI, et al., "A MANUFACTURABLE COPPER/LOW-K SIOC/SICN PROCESS TECHNOLOGY FOR 90NM-NODE HIGH PERFORMANCE eDRAM", Proceedings of the 2002 International Interconnect Technology Conference, Pages 15-17							
Cją	AY	M. FAYOLLE, et al., "INTEGRATION OF CWSIOC IN DUAL DAMASCENE INTERCONNECT FOR 0.1µm TECHNOLOGY USING A NEW SIC MATERIAL AS DIELECTRIC BARRIER", Proceedings of the 2002 International Interconnect Technology Conference, Pages 39-41							
4	AZ		Additional References sheet(s) attached						
Fxaminer	al filter					Date Considered 3/4/05			
	*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								